TRCPIDR7, Trace Peripheral Identification Register 7

The TRCPIDR7 characteristics are:

Purpose

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configuration

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCPIDR7 are RES0.

Attributes

TRCPIDR7 is a 32-bit register.

Field descriptions

313029282726252423222120191817161514131211109876543210
RES0

Bits [31:0]

Reserved, RES0.

Accessing TRCPIDR7

External debugger accesses to this register are unaffected by the OS Lock.

TRCPIDR7 can be accessed through the external debug interface:

ComponentOffsetInstance
ETE0xFDCTRCPIDR7

This interface is accessible as follows:


19/09/2024 21:51; f38fb98db05c9431684175106ec86e1bac8166e3

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.